Abstract-This paper presents a fully integrated, threestack power amplifier for 5G wireless systems, designed and fabricated using 22 nm CMOS FDSOI technology. The frequency of operation is from 25 GHz to 30.5 GHz, with a maximum 3 dB bandwidth of 5.5 GHz and a maximum gain of 9.9 dB. Maximum RF output power, power-added efficiency (PAE) and output 1 dB compression point are 18.8 dBm, 23.4 % and 14.9 dBm, respectively, achieved at 28.5 GHz.
I. INTRODUCTION
To achieve higher data rates envisioned by the fifth generation (5G) of wireless systems, wideband systems operating at millimeter wave (mm-Wave) frequencies are required [1] . In addition, massive parallelism in the form of massive multiple-input multiple-output (MIMO) systems and phased arrays are proposed [2] , [3] , [4] .
In large phased arrays, the output power levels required at each antenna decrease proportionally to the number of antennas. It is evident that in such phased arrays each antenna is preceded by a medium power amplifier (PA) preferably integrated in the transceiver RFIC.
In this paper, we describe a three stack PA at 28 GHz implemented using Global Foundries 22 nm CMOS FDSOI technology. 22FDX is fully depleted CMOS technology providing e.g. fT and fMAX for nFET device up to the 347 GHz and 371 GHz, respectively [2] . The nominal VDD of the 22nm FDSOI is only 0.8 V limiting the achievable voltage swing at the output of the PA considerably. However, the FDSOI technology enables transistor stacking and hence allows increasing the operating voltages.
II. STACKED POWER AMPLIFIER
The schematic of the designed stacked PA is shown in Fig. 1 . The target center frequency was 28 GHz and to achieve that the input match was designed using two resonators, i.e. parallel L 1 and C 1 and center tapped L 2 and C 2 . The frequency response of the PA is determined mainly by the input resonators allowing wideband output match to 50 Ω. The width of the transistors M 1 -M 3 is 300 μm and gate of M 1 is predominantly capacitive. Second input resonator is resonating out this capacitive part providing good 50 Ω input match. Since the resistive parasitics of the L 2 has a significant impact on the Q factor of the resonator, by taking the signal out from the center tap of the L 2 , the sensitivity to the resistive parasitics is reduced to a large extent.
Due to the low VDD the transistors need to be stacked in order to increase the achievable signal swing at the output node. By stacking 3 transistors we are able to increase the VDD from nominal 0.8 V up to 2.8 V, which provides output power close to 19 dBm.
The gates of the transistors in the stacked structure are not RF grounded but the gate impedances using C 1 and C 2 are dimensioned to control the inter-stage matching and voltage swing in the source nodes of M 2 and M 3 . Keeping the source waveforms synchronous and progressively increasing is essential in terms of avoiding breakdown. In addition, device size and gate capacitances are optimized for direct 50 Ω output load. Each gate has a separate bias control allowing the bias optimization for maximum power and efficiency. Nominal bias point is in class AB.
III. MEASUREMENT SETUP
The micrograph of the developed integrated circuit (IC) is shown in Fig. 2 . The dimensions of the PA, including the input and output pads is 550 μm × 380 μm. The active area without pads is 294 μm × 380 μm = 0.11 mm 2 .
Ref plane
550 um 380 um The PA was measured using PNA-X network analyzer with Cascade Infinity I40 probes. As it can be noted from Fig. 1 , there are no coupling capacitors on-chip, and therefore external bias-Ts (Keysight 11612B) were used to measure the actual bias voltages and block the DC from the network analyzer. Fig. 3 .
Measurement setup for 1-tone large signal probe measurements using network analyzer.
Complete TRL calibration standards were designed and fabricated on-chip enabling full 2-port S-parameter measurements. For large-signal measurements additional preamplifier (Caio Wireless CA263-141) was used due to the fact that the PNA max output power was not enough to drive the PA into the compression. The measurement setup for large signal measurements is shown in Fig. 3 The power calibration was performed at the end of the cable before the Bias-T that was directly connected to the probe. The measurement was normalized using the on-chip Thru standard. The losses of the bias-Ts, connectors, probe and the Thru were measured and hence the actual input amplitude of the PA was calculated to the edge of the active PA (see reference planes in Fig. 2 and Fig. 3 ).
IV. EXPERIMENTAL RESULTS
The measured S-parameters are shown in Fig. 4 . It can seen that the peak gain 9.9 dB occurs at 28.5 GHz. The 3dB bandwidth is from 25 GHz to 30.5 GHz matching 3GPP/NR FR2 band n257 [1] . The input and output matching at 28 GHz are -8.5 dB and -6.5 dB, respectively. The drain of the M 3 is directly connected to the output and thus S22 is mainly determined by the bias feed L 3 but also affected by the gate capacitors and input resonators. As a result the output matching is a compromise of decent match and good large signal performance. Results of the large signal measurements at 28.5 GHz are shown in Fig. 5 . The measured 1dB compression point and P sat were 14.9 dBm and 18.8 dBm, respectively. The max PAE (23.4 %) occurs at 3dB compression point (18.2 dBm) with P DC as low as 176 mW. The PAE at 1dB compression point is 16.8 % (see also Fig. 6 b) ) and 9 dB back-off from P sat (typical PAR of OFDM signal) the PAE is 12 % with P DC of 141 mW. Total AM-PM is less than 10
• , which indicates relatively linear performance.
Measured compression, PAE and AM-PM as a function of frequency around 28 GHz is shown in Fig. 6 a) , b) and c), respectively. It can be seen that the 1dB and 2dB compression points are higher at 28 GHz. However, 3dB compression and P sat are higher at 28.5 GHz. Similar trend can be seen in PAE curves in Fig. 6 b) . On the other hand, the AM-PM in Fig. 6 c) shows the most linear performance at 28 GHz in each curve. A summary of the key performance parameters against the recent comparable state-of-the-art stacked PAs is shown in Table I . It can be seen that the achieved power is competently placed. The proposed PA has the smallest active area, hence giving the best output power relative to used area. Along with [2] the proposed stacked PA is one of the first reported using 22nm CMOS SOI technology. 
V. CONCLUSION
In this work we demonstrated a fully integrated three stack power amplifier targeted toward future communication system using 22nm CMOS SOI technology. It was shown that the PA can operate over a frequency range of 25 GHz-30.5 GHz. The PA achieved a maximum saturated power of 18.8 dBm along with a maximum peak PAE of 23.5 % and the output 1 dB compression point of 14.9 dBm at 28.5 GHz. DC power consumption at 1 dB compression point and at saturated output power levels were 176 mW and 196 mW, respectively. The active area is as small as 0.11 mm 2 .
